View ICS97U870AK_463092.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Integrated Circuit Systems, Inc.
ICS97U870
Advance Information
1.8V Wide Range Frequency Clock Driver
Recommended Application: Custom On-Board Memory / Zero Delay Board Fan Out Product Description/Features: * ICS Universal Input: Supports multiple switching standards * Low skew, low jitter PLL clock driver * 1 to 10 differential clock distribution (SSTL_18 outputs) * Feedback pins for input to output synchronization * Spread Spectrum tolerant inputs Switching Characteristics: * Period jitter: 40ps * Half-period jitter: 60ps * CYCLE - CYCLE jitter 40ps * OUTPUT - OUTPUT skew: 40ps
Pin Configuration
1 A B C D E F G H J K 2 3 4 5 6
52-Ball BGA
A B C D E F G H J K 1 CLKT1 CLKC1 CLKC2 CLKT2 CLK_INT CLK_INC AGND AVDD CLKT3 CLKC3 2 CLKT0 GND GND VDDQ VDDQ VDDQ VDDQ GND GND CLKC4 3 CLKC0 GND NB VDDQ NB NB VDDQ NB GND CLKT4 4 CLKC5 GND NB VDDQ NB NB VDDQ NB GND CLKT9 5 CLKT5 GND GND OS VDDQ OE VDDQ GND GND CLKC9 6 CLKT6 CLKC6 CLKC7 CLKT7 FB_INT FB_INC FB_OUTC FB_OUTT CLKT8 CLKC8
Block Diagram
CLKT0 OE OS AVDD Powerdown Control and Test Logic LD* or OE LD*, OS or OE CLKC0 CLKT1 CLKC1 CLKT2 LD* PLL bypass CLKC2 CLKT3 CLKC3 CLKT4 CLKC4 CLKT5 CLKC5 CLK_INT CLK_INC 10K-100k PLL GND FB_INT FB_INC * The Logic Detect (LD) powers down the device when a logic low is applied to both CLK_INT and CLK_INC. CLKT6 CLKC6 CLKT7 CLKC7
11 20
40
VDDQ CLKC2 CLKT2 CLK_INT CLK_INC VDDQ AGND AVDD VDDQ GND
CLKC1 CLKT1 CLKT0 CLKC0 VDDQ CLKC5 CLKT5 CLKT6 CLKC6 VDDQ
31
1
30
ICS97U870
10
21
CLKC7 CLKT7 VDDQ FB_INT FB_INC FB_OUTC FB_OUTT VDDQ OE OS
CLKC8 CLKT9 CLKC9 FB_OUTT FB_OUTC
0817--07/07/03
ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals. ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners.
CLKT3 CLKC3 CLKC4 CLKT4 VDDQ CLKT9 CLKC9 CLKC8 CLKT8 VDDQ
CLKT8
40-Pin MLF
ICS97U870
Advance Information
Pin Descriptions
Te r m i n a l Name AGND AVDD CLK_INT CLK_INC FB_INT FB_INC FB_OUTT FB_OUTC OE OS GND VDDQ CLKT[0:9] CLKC[0:9] NB Analog Ground A n a l o g p ow e r C l o ck i n p u t w i t h a ( 1 0 K - 1 0 0 K O h m ) p u l l d o w n r e s i s t o r Complentar y clock input with a (10K-100K Ohm) pulldown resistor Feedback clock input Complementary feedback clock input Feedback clock output Complementary feedback clock output Output Enable (Asynchronous) Output Select (tied to GND or VDDQ) Ground Logic and output power Clock outputs Complementary clock outputs No ball Description Electrical Characteristics Ground 1.8 V nominal Differential input Differential input Differential input Differential input Differential output Differential output LVCMOS input LVCMOS input Ground 1.8V nominal Differential outputs Differential outputs
The PLL clock buffer, ICS97U870, is designed for a VDDQ of 1.8 V, a AVDD of 1.8 V and differential data input and output levels. Package options include a plastic 52-ball VFBGA and a 40-pin MLF. ICS97U870 is a zero delay buffer that distributes a differential clock input pair (CLK_INT, CLK_INC) to ten differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock outputs (FB_OUTT, FBOUTC). The clock outputs are controlled by the input clocks (CLK_INT, CLK_INC), the feedback clocks (FB_INT, FB_INC), the LVCMOS program pins (OE, OS) and the Analog Power input (AVDD). When OE is low, the outputs (except FB_OUTT/ FB_OUTC) are disabled while the internal PLL continues to maintain its locked-in frequency. OS (Output Select) is a program pin that must be tied to GND or VDDQ. When OS is high, OE will function as described above. When OS is low, OE has no effect on CLKT7/CLKC7 (they are free running in addition to FB_OUTT/FB_OUTC). When AVDD is grounded, the PLL is turned off and bypassed for test purposes. When both clock signals (CLK_INT, CLK_INC) are logic low, the device will enter a low power mode. An input logic detection circuit on the differential inputs, independent from the input buffers, will detect the logic low level and perform a low power state where all outputs, the feedback and the PLL are OFF. When the inputs transition from both being logic low to being differential signals, the PLL will be turned back on, the inputs and outputs will be enabled and the PLL will obtain phase lock between the feedback clock pair (FB_INT, FB_INC) and the input clock pair (CLK_INT, CLK_INC) within the specified stabilization time tSTAB. The PLL in ICS97U870 clock driver uses the input clocks (CLK_INT, CLK_INC) and the feedback clocks (FB_INT, FB_INC) to provide high-performance, low-skew, low-jitter output differential clocks (CLKT[0:9], CLKC[0:9]). ICS97U870 is also able to track Spread Spectrum Clocking (SSC) for reduced EMI. ICS97U870 is characterized for operation from 0C to 70C.
0817--07/07/03
2
ICS97U870
Advance Information
Function Table
Inputs AVDD GND GND GND GND 1.8V(nom) 1.8V(nom) 1.8V(nom) 1.8V(nom) 1.8V(nom) 1.8V(nom) OE H H L L L L H H X X OS X X H L H L X X X X CLK_INT L H L H L H L H L H CLK_INT H L H L H L H L L H CLKT L H *L(Z) *L(Z), CLKT7 active *L(Z) *L(Z), CLKT7 active L H *L(Z) CLKC H L *L(Z) *L(Z), CLKC7 active *L(Z) *L(Z), CLKC7 active H L *L(Z) Outputs PLL FB_OUTT L H L H L H FB_OUTC H L H L Bypassed/Off Bypassed/Off Bypassed/Off Bypassed/Off
H L
On On
L H *L(Z) Reser ved
H L *L(Z)
On On Off
*L(Z) means the outputs are disabled to a low stated meeting the IODL limit.
0817--07/07/03
3
ICS97U870
Advance Information
Absolute Maximum Ratings
Supply Voltage (VDDQ & AVDD) . . . . . . . . . Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . Ambient Operating Temperature . . . . . . . . . . Storage Temperature . . . . . . . . . . . . . . . . . . . -0.5V to 2.5V GND - 0.5V to VDDQ + 0.5V 0C to +70C -65C to +150C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70C; Supply Voltage AVDDQ, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated) PARAMETER SYMBOL CONDITIONS MIN TYP Input High Current VI = VDDQ or GND IIH (CLK_INT, CLK_INC) Input Low Current (OE, VI = VDDQ or GND IIL OS, FB_INT, FB_INC) Output Disabled Low IODL OE = L, VODL = 100mV 100 Current IDD1.8 CL = 0pf @ 270MHz Operating Supply Current CL = 0pf I DDLD Input Clamp Voltage V IK VDDQ = 1.7V Iin = -18mA V DDQ - 0.2 High-level output IOH = -100 A V OH voltage IOH = -9 mA 1.1 1.45 IOL=100 A 0.25 Low-level output voltage V OL IOL=9 mA CIN VI = GND or V DDQ 2 Input Capacitance1 1 COUT VOUT = GND or V DDQ 2 Output Capacitance
1
MAX 250 10
UNITS A A A
300 500 -1.2
mA A V V V V V pF pF
0.10 0.6 3 3
Guaranteed by design, not 100% tested in production.
0817--07/07/03
4
ICS97U870
Advance Information
Recommended Operating Condition (see note1)
TA = 0 - 70C; Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated) PARAMETER Supply Voltage Low level input voltage Low level universal input voltage High level input voltage High level universal input voltage DC input signal voltage (note 2) Differential input signal voltage (note 3) Output differential crossvoltage (note 4) Input differential crossvoltage (note 4) High level output current Low level output current Operating free-air temperature SYMBOL V DDQ, AVDD V IL V IL V IH V IH V IN DC - CLK_INT, CLK_INC, FB_INC, FB_INT AC - CLK_INT, CLK_INC, FB_INC, FB_INT CONDITIONS CLK_INT, CLK_INC, FB_INC, FB_INT OE, OS CLK_INT, CLK_INC universal input mode CLK_INT, CLK_INC, FB_INC, FB_INT OE, OS CLK_INT, CLK_INC universal input mode MIN 1.7 TYP 1.8 MAX 1.9 0.35 x VDDQ 0.35 x VDDQ 0.4 0.65 x VDDQ 0.65 x VDDQ 0.8 -0.3 0.3 0.6 V DDQ/2 - 0.10 Universal input mode VDDQ + 0.3 VDDQ + 0.3 VDDQ + 0.4 VDDQ + 0.4 V DDQ/2 + 0.10 VDDQ - 0.4 UNITS V V V V V V V V V V V V mA mA C
V ID
V OX V IX IOH IOL TA
0.45 (VIH - V IL) VDD/2 0.55 (VIH - V IL) -9 9 0 70
Notes: 1. Unused inputs must be held high or low to prevent them from floating. 2. DC input signal voltage specifies the allowable DC execution of differential input. 3. Differential inputs signal voltages specifies the differential voltage [VTR-VCP] required for switching, where VTR is the true input level and VCP is the complementary input level. 4. Differential cross-point voltage is expected to track variations of VDDQ and is the voltage at which the differential signal must be crossing.
0817--07/07/03
5
ICS97U870
Advance Information
Timing Requirements
TA = 0 - 70C Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated) CONDITIONS PARAMETER SYMBOL MIN MAX Max clock frequency Application Frequency Range Input clock duty cycle CLK stabilization freqop freqApp dtin TSTAB 1.8V+0.1V @ 25C 1.8V+0.1V @ 25C 95 160 40 370 350 60 15 UNITS MHz MHz % s
Switching Characteristics1
TA = 0 - 70C Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated) PARAMETER Output enable time Output disable time Period jitter Half-period jitter Input slew rate Output clock slew rate Cycle-to-cycle period jitter Dynamic Phase Offset Static Phase Offset Output to Output Skew SSC modulation frequency SSC clock input frequency deviation PLL Loop bandwidth (-3 dB from unity gain) SYMBOL t en t dis t jit (per) t jit(hper)
SLr1(i) SLr1(o)
CONDITION OE to any output OE to any output
MIN
TYP 4.73 5.82
Input Clock Output Enable (OE), (OS)
t jit(cc+) t jit(cc-) t ( )dyn t SPO2 tskew
-30 -60 1 0.5 1.5 0 0 -20 -50 30.00 0.00 2.0
2.5 2.5
MAX 8 8 30 60 4 3 40 -40 20 50 40 33 -0.50
0
UNITS ns ns ps ps v/ns v/ns v/ns ps ps ps ps ps kHz % MHz
Notes: 1. Switching characteristics guaranteed for application frequency range. 2. Static phase offset shifted by design.
0817--07/07/03
6
ICS97U870
Advance Information
Parameter Measurement Information VDD V(CLKC)
V(CLKC) ICS97U870 GND Figure 1. IBIS Model Output Load VDD/2 ICS97U870 Z = 60 Z = 2.97" Z = 120 Z = 60 Z = 2.97" C = 10 pF GND -VDD/2 Figure 2. Output Load Test Circuit
R = 1M V(TT) C = 1 pF
C = 10 pF - GND R = 10 Z = 50
SCOPE
V(TT) Z = 50
R = 1M C = 1 pF
R = 10
Note: VTT = GND
YX, FB_OUTC YX, FB_OUTT tc(n) tc(n+1) tjit(cc) = tc(n) tc(n+1) Figure 3. Cycle-to-Cycle Jitter
0817--07/07/03
7
ICS97U870
Advance Information
Parameter Measurement Information CLK_INC CLK_INT
FB_INC FB_INT
t( ) n
n=N t( ) n 1 t( )= N (N is a large number of samples) Figure 4. Static Phase Offset
t ( ) n+1
YX# YX
YX, FB_OUTC YX, FB_OUTT t(skew) Figure 5. Output Skew
YX, FB_OUTC YX, FB_OUTT YX, FB_OUTC YX, FB_OUTT
tC(n)
1 fO t(jit_per) = tc(n) - 1 fO Figure 6. Period Jitter
0817--07/07/03
8
ICS97U870
Advance Information
Parameter Measurement Information YX, FB_OUTC YX, FB_OUTT
t jit(hper_n) 1 fo t jit(hper_n+1)
tjit(hper) = t jit(hper_n)
-
1 2xfO
Figure 7. Half-Period Jitter
80%
80% VID, VOD
Clock Inputs and Outputs
20% tslr tslf
20%
Figure 8. Input and Output Slew Rates
0817--07/07/03
9
ICS97U870
Advance Information
CK CK FBIN FBIN
t(
SSC OFF SSC ON
)
SSC ON
t(
SSC OFF
)
t(
)dyn
t(
)dyn
t(
)dyn
t(
)dyn
Figure 9. Dynamic Phase Offset
50% VDDQ OE t en 50% VDDQ Y/ Y Y Y
OE
50% VDDQ t dis 50 % VDDQ Y
Figure 10. Time delay between OE and Clock Output (Y, Y)
Y
0817--07/07/03
10
ICS97U870
Advance Information
Figure 11. AVDD Filtering
- Place the 2200pF capacitor close to the PLL. - Use a wide trace for the PLL analog power & ground. Connect PLL & caps to AGND trace & connect trace to one GND via (farthest from PLL). - Recommended bead: Fair-Rite P/N 2506036017Y0 or equivalent (0.8 Ohm DC max, 600 Ohms @ 100 MHz).
0817--07/07/03
11
ICS97U870
Advance Information
0.40 DIA. 0.15 TYP. A1 Seating Plane 321 A B C D E F G H I J 0.15 MIN. 1.00 MAX.
E
TOP VIEW D
SYMBOL A A1 A2 D E I J M aaa bbb ccc b e
MIN. 0.86 0.15 0.71 4.40 6.90
NOM. 0.93 0.18 0.75 4.50 7.00 0.625 REF. 0.575 REF. 6X10
MAX. 1.00 0.21 0.79 4.60 7.10
0.35
0.40 0.65 TYP.
0.10 0.10 0.10 0.45
Ordering Information
ICS97U870yHT
Example:
ICS XXXX y H - T
Designation for tape and reel packaging Package Type H = BGA Revision Designator (will not correlate with datasheet revision) Device Type Prefix ICS = Standard Device
0817--07/07/03
12
ICS97U870
Advance Information
Symbol A A1 A2 A3 D D1 E E1 Q P R e N Nd Ne 0.24 0.13 0.00 -
Common Dimensions 0.85 0.01 0.65 0.20 REF 6.00 BSC 5.75 BSC 6.00 BSC 5.75 BSC 12 0.42 0.17 0.50 BSC 40 10 10 0.30 0.18 0.00 2.75 2.75 0.40 0.23 0.20 2.90 2.90 0.50 0.30 0.45 3.05 3.05 0.60 0.23 0.90 0.05 0.80
40-Pin MLF
Pitch Varation D
Ordering Information
ICS97U870yKT
Example:
L b Q D2 E2
ICS XXXX y K - T
Designation for tape and reel packaging Package Type K = MLF Revision Designator (will not correlate with datasheet revision) Device Type Prefix ICS = Standard Device
0817--07/07/03
13

▲Up To Search▲

Price & Availability of ICS97U870AK

	To Download ICS97U870AK Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .